DC and intrinsic low-frequency noise properties of p-channel depletion-mode carbon nanotube field effect transistors (CNT-FETs) are investigated. To characterize the intrinsic noise properties, a thin atomic layer deposited (ALD) HfO 2 gate dielectric is used as a passivation layer to isolate CNT-FETs from environmental factors. The ALD HfO 2 gate dielectric in these high-performance top-gated devices is instrumental in attaining hysteresis-free current-voltage characteristics and minimizes low-frequency noise. Under small drain-source voltage, the carriers in the CNT channel are modulated by the gate electrode and the intrinsic 1/ f noise is found to be correlated with charge trapping/detrapping from the oxide substrate as expected. When thermionic emission is the dominant carrier transport mechanism in CNT-FETs under large drain-source voltages, the excess 1/ f noise is attributed to the noise stemming from metal-CNT Schottky barrier contacts as revealed by the measurements.
Introduction
Carbon nanotubes (CNTs) represent an important class of nanoscale building blocks for future beyond-CMOS electronics. Low-power field effect transistors (FETs) based on CNTs have recently achieved close to ideal subthreshold swing and near ballistic transport [1, 2] . Major challenges in implementing electronic systems based on CNT-FETs are device yield, reproducibility and performance uniformity, which depend upon various parameters including nanotube diameter, chirality, contact resistance and gate oxide nanotube interface quality [3] [4] [5] . However, relationships between reliability, quality of CNT-FETs and above listed parameters have not been established due to lack of reproducible devices. Quality and reliability of various semiconductor devices are correlated to their low-frequency noise [6] [7] [8] . Such studies have not been carried out on CNT-FETs. These observations 3 Author to whom any correspondence should be addressed. point to a need for more parametric studies correlating device reproducibility, quality and reliability with low-frequency noise.
In-depth low-frequency noise studies of CNT transistors and resistors can identify high contact resistance and device imperfections such as charge trapping centers along the nanotube as well as its interface with gate oxide. Unpassivated back-gated nanotube transistors and resistors reported in the literature have exhibited high low-frequency noise characteristics [9] [10] [11] . This is mainly due to the fact that the nanotube-oxide interface in these devices is exposed to various environmental factors, such as water molecule [12] , mobile ions [13] , and carrier traps in the oxide [14] . The 1/ f noise characteristics in such devices are determined by extrinsic factors arising from ambient conditions rather than by intrinsic properties of the nanotube or the necessary interfaces (i.e. nanotube-oxide interface and Schottky barrier contacts). Such noise studies cannot be used to understand the inherent noise characteristics of CNT-FETs. Additionally, large amplitudes of low-frequency noise increase the minimum detectable signal at low frequencies and have an adverse effect on nonlinear circuits implemented using CNTs through noise up-conversion. A high quality passivation layer on CNT-FET not only improves the minimum detectable signal but also allows the device to be isolated from its environment. The latter results in stable DC characteristics and reduced low-frequency noise suitable for device quality and reliability studies.
In this paper, we report nearly hysteresis-free currentvoltage (I V ) characteristics and low low-frequency noise of a top-gated depletion-mode p-channel CNT-FET that have been passivated using a high quality atomic layer deposited (ALD) HfO 2 gate oxide. The measured 1/ f noise of the device stems from either the excess noise in the Schottky barrier contacts or charge trapping-detrapping at CNT/oxide interface. Based on these results, a model for low-frequency noise in CNT-FETs is proposed and dominant mechanisms responsible for 1/ f noise in various device operation modes are discussed.
Implementation of top-gated CNT-FETs and current-voltage model
The CNT-FET device studied here is shown schematically in figure 1(a) and is fabricated on a high resistivity Si substrate (ρ ∼ 10 k ) covered with a 300 nm SiO 2 [15] of carbon nanotubes instead of ordinary ALD greatly increases the nucleation sites on the surface due to alteration of the surface chemistry. The surface of the CNT is very inert (due to lack of dangling bonds) and does not contain chemical species that allow for the reaction of either HfCl 4 or H 2 O during ALD process. As a result, nucleation of gate dielectric film growth by ALD cannot be initiated directly on the surface of CNTs. Instead, the ALD nucleation and growth takes place on the surrounding quartz (SiO 2 ) support substrate which results in the eventual drowning of CNTs by gate dielectric as the film thickness increases beyond the nanotube diameter (>5 nm for conformal coating).
Top gate metal is defined by UV photolithography followed by the deposition of Cr/Au (10/50 nm) with a minimum gate length of 1.5 μm. Cr/Au (20/450 nm) metal interconnects are finally deposited on top of the source and drain. In order to study the inherent properties of a single nanotube in a controlled environment, an attempt was made to obtain only one semiconducting nanotube per device. This was achieved by reducing the nanotube density through adjusting the synthesis condition in order to reduce the chance of having several nanotubes (metallic or semiconducting) in one device. The synthesis process, therefore, resulted in very low yield for devices with one semiconducting nanotube. Figure 1 (b) shows a top gate transistor structure with one CNT connecting the source and drain contacts studied in this work.
Referring to energy-band diagram in figures 2(a) and (b), one can roughly categorizes the mechanism of carrier transport of the top gate transistor as a function of biasing condition into two regimes [16] .
(1) Schottky barrier modulation regime: in this regime carriers are controlled by the Schottky barriers between drain/CNT and source/CNT contacts. As the drain bias (V sd ) is increased, the Schottky barriers become thinner and help carriers move into the channel by thermionic emission process. (2) Gate modulation regime: under small drain/source bias (V sd < 1 V for device geometries used in this work), the depletion regions of the CNT due to Schottky barriers are short. Carriers that pass from contacts to the channel by thermionic emission are well-controlled by the height of the energy-band and are thus controlled by the gate 
where L is the gate length, C g = 2πε 0 ε/ cosh −1 (1 + h/r ) ∼ 28 aF nm −1 estimated for a cylindrical tube model is the gate capacitance per unit length, ε r = 15 is the effective dielectric constant of HfO 2 , r = 0.5-2 nm is the radius of CNT, h = 20 nm is the gate oxide thickness and μ eff is the effective field effect mobility of CNT-FETs calculated from
Solving for drain current I d and transconductance g m in linear region yields:
,
Drain series resistance R which is the sum of channel resistance R ch and Schottky barriers contact resistance R ds can be directly measured at small V sd where current is roughly
The current in the linear regime can be written as
.
(4) From the I V curves shown in figure 2(d) and assuming a negligible channel resistance R ch , one can extract a zero volt drain resistance R d0 of 120 k . The threshold voltage (V t ) of +2 V is also extracted from the measured I V curves. In the current saturation regime when V sd
CNT-FET has a semi-ballistic transport. Its I V curves can be empirically modeled according to
where effective transconductance K = 3.5 × 10 −6 (A/V 1.5 ), and channel length modulation parameter λ = 0.2 V −1 are estimated from the measured data. Note that the channel resistance does not influence the current in this regime, but limits the semi-ballistic transport current saturation regime to large source-drain voltages V sd and small source-gate voltages V sg . As shown in figure 2(d) , a good agreement between the CNT-FET model (equations (4), and (5)) and measured data is achieved.
Hysteresis and noise analysis
As reported in the literature [2, [9] [10] [11] , unpassivated CNT transistors show high amplitudes of low-frequency noise. The extra noise is attributed to charge trapping on or near CNTs caused by carrier injection into and from traps activated by water molecules [5] , mobile ions [12] , and silicon dioxide [13] . These charge traps change the effective gate potential by modifying the threshold voltage of the transistor and are also responsible for large hysteresis in the I V characteristics of unpassivated CNT-FETs. Figure 3 shows the I V characteristics of a bottom gated CNT-FET with a single unpassivated nanotube having a diameter of ∼2 nm. Figure 3(a) shows the hysteresis in the transfer characteristic (I d -V sg ) with respect to various sweeping rates of V sg . A significant dependence of the hysteresis on the V sg scan speed is observed, with slower V sg scan producing larger hysteresis, suggesting that hysteresis is mainly caused by slow trapping and detrapping of carriers (holes) at timescales of the order of a few seconds. Figure 3(b) shows that the amplitude of the gate voltage V sg sweep directly affects the width of the shift in the threshold voltage (hysteresis) indicating that the gate bias induces charge trapping. When drain voltage is swept at a fixed gate voltage, no hysteresis with respect to V sd is observed, indicating that the charge traps are not influenced by the drain voltage and thus the drain region.
Implementation of top-gated CNT-FETs with a high quality gate oxide isolates the device from its environment resulting in nearly hysteresis-free DC characteristics as shown in figure 2(c) . These passivated CNT-FETs also allow measurements that can identify the origin of flicker noise in these devices. Here, low-frequency current noise spectra are obtained with a Stanford Research System SR 570 amplifier and a HP 3516A dynamic signal analyzer [17] . All measurements are carried out at room temperature in noise shielding chamber. There are mainly two major sources for flicker noise in these devices, (i) the excess noise in Pd-CNT Schottky barrier leading to generation-recombination noise in the space-charge region including metal-CNT interface, (ii) charge trapping-detrapping phenomena at the CNT/oxide interface. We first examine the generation-recombination (g-r) noise in the space-charge region. Kleinpenning [18] has developed a model for g-r noise in the Schottky barrier region. This model assumes that the noise is related to the fluctuations of the barrier height, mobility and diffusion constant in the Schottky barrier region. The current noise is found to be a quadratic function of the Schottky barrier current where carriers are mainly controlled by the barrier. Figure 4(a) shows the dependence of the current noise spectrum (S I ) at 100 Hz and the square of the saturation drain current (I [19, 20] . Previously, we have reported polymer electrolyte-gated CNT-FETs with similar trend observed for the current noise (S I proportional to I 2 d ) [19] . In polymer electrolyte-gated CNT-FETs transport mechanism of holes is also governed by the Schottky barrier as the polymer gate overlaps with source and drain contact areas. Thermionic emission of holes across the Schottky barrier is the dominant transport mechanism in the active transistor operation mode. According to Hooge's empirical law, the 1/ f current noise amplitude can be written as
where α H is the Hooge's constant and N = C g L(V sg + V th )/q is the total number of carriers in CNT-FET channel. In the linear region, equations (2) and (6) can be combined to yield
For a small constant source/drain voltage, the current noise amplitude is proportional to g m (V sg + V t ) as shown in figure 4 (b).
In the saturation regime, using equations (5) and (6), we can find the amplitude of current noise as
This type of low-frequency noise is often masked by the Schottky barrier noise that dominates the noise characteristics of CNT-FETs under large source/drain bias voltage V sd .
Once the environmental effects contributing to excess noise are suppressed in passivated CNT-FETs with ALD HfO 2 gate oxide, one can observe two different regimes of operation. Due to the noisy nature of Schottky contacts to CNT, the amplitude of noise (S I ) at 100 Hz is proportional to the square of drain current at large source/drain bias voltages of V sd > 1 V. For small drain voltage of V sd = 0.2 V, the amplitude of current noise (S I ) at 100 Hz is closely correlated to the gate transconductance multiplied by the effective gate voltage. While the noise study is performed on only one CNT-FET device passivated with ALD HfO 2 gate oxide, other top-gated CNT-FETs fabricated by ALD Al 2 O 3 and ZrO 2 gate oxide have been reported by our group and confirm the noise measurement trends observed here [16, 21] . Under small drain bias, current fluctuations in these devices are due to trapping/detrapping process involving interface traps and trapped charges in the oxide layer, resulting in the intrinsic 1/ f noise correlation with device transconductance. At high drain bias the current noise is not proportional to I 2 d as the Schottky barrier does not influence the transport of carriers in these devices [19] .
Conclusion
We have demonstrated that the 1/ f noise of a highperformance depletion-mode CNT-FET with ALD HfO 2 gate oxide originates from the superposition of excess noise in metal-CNT Schottky barrier and charge trapping-detrapping phenomena between oxide and CNT. Under small drain/source voltages in the linear regime of operation, the 1/ f noise of CNT-FETs, mainly affected by the gate bias, is dominated by charge trapping-detrapping phenomena. On the other hand, as carriers transport is controlled by the Schottky barrier under large source/drain voltage, the 1/ f noise is proportional to the square of drain current (I 2 d ) similar to Schottky barrier diodes. The ALD HfO 2 passivation layer on CNT helps in lowering the 1/ f noise of CNT-FET from the interaction with ambient environment, allowing intrinsic current fluctuations to be examined in top-gated CNT-FETs.
